Difference between revisions of "51018155"
Jump to navigation
Jump to search
(Create placeholder page with Segger JLink identifier.) |
m (Add JLinkExe session excerpt with LPC55S69.) |
||
| Line 11: | Line 11: | ||
USB speed mode: High speed (480 MBit/s) | USB speed mode: High speed (480 MBit/s) | ||
VTref=3.299V | VTref=3.299V | ||
| + | |||
| + | == Detecting LPC55S69 == | ||
| + | |||
| + | <pre> | ||
| + | |||
| + | Type "connect" to establish a target connection, '?' for help | ||
| + | J-Link>connect | ||
| + | Please specify device / core. <Default>: CORTEX-M33 | ||
| + | Type '?' for selection dialog | ||
| + | Device>? | ||
| + | Please specify target interface: | ||
| + | J) JTAG (Default) | ||
| + | S) SWD | ||
| + | T) cJTAG | ||
| + | TIF>s | ||
| + | Specify target interface speed [kHz]. <Default>: 4000 kHz | ||
| + | Speed> | ||
| + | Device "LPC55S69_M33_0" selected. | ||
| + | |||
| + | |||
| + | Connecting to target via SWD | ||
| + | ConfigTargetSettings() start | ||
| + | Disabling flash programming optimizations: Compare, SkipBlankDataOnProg | ||
| + | ConfigTargetSettings() end | ||
| + | InitTarget() start | ||
| + | InitTarget() end | ||
| + | Found SW-DP with ID 0x6BA02477 | ||
| + | DPIDR: 0x6BA02477 | ||
| + | Scanning AP map to find all available APs | ||
| + | AP[3]: Stopped AP scan as end of AP map has been reached | ||
| + | AP[0]: AHB-AP (IDR: 0x84770001) | ||
| + | AP[1]: AHB-AP (IDR: 0x84770001) | ||
| + | AP[2]: JTAG-AP (IDR: 0x002A0000) | ||
| + | Iterating through AP map to find AHB-AP to use | ||
| + | AP[0]: Core found | ||
| + | AP[0]: AHB-AP ROM base: 0xE00FE000 | ||
| + | CPUID register: 0x410FD213. Implementer code: 0x41 (ARM) | ||
| + | Found Cortex-M33 r0p3, Little endian. | ||
| + | FPUnit: 8 code (BP) slots and 0 literal slots | ||
| + | Security extension: implemented | ||
| + | Secure debug: enabled | ||
| + | CoreSight components: | ||
| + | ROMTbl[0] @ E00FE000 | ||
| + | ROMTbl[0][0]: E00FF000, CID: B105100D, PID: 000BB4C9 ROM Table | ||
| + | ROMTbl[1] @ E00FF000 | ||
| + | ROMTbl[1][0]: E000E000, CID: B105900D, PID: 000BBD21 Cortex-M33 | ||
| + | ROMTbl[1][1]: E0001000, CID: B105900D, PID: 000BBD21 DWT | ||
| + | ROMTbl[1][2]: E0002000, CID: B105900D, PID: 000BBD21 FPB | ||
| + | ROMTbl[1][3]: E0000000, CID: B105900D, PID: 000BBD21 ITM | ||
| + | ROMTbl[0][1]: E0040000, CID: B105900D, PID: 000BBD21 Cortex-M33 | ||
| + | SetupTarget() start | ||
| + | Disabling flash programming optimizations: Compare, SkipBlankDataOnProg | ||
| + | SetupTarget() end | ||
| + | Cortex-M33 identified. | ||
| + | J-Link> | ||
| + | </pre> | ||
Latest revision as of 05:43, 7 August 2025
~/projects-local/libmodbus/1$ JLinkExe SEGGER J-Link Commander V7.92k (Compiled Oct 18 2023 15:04:14) DLL version V7.92k, compiled Oct 18 2023 15:03:51
Connecting to J-Link via USB...O.K. Firmware: J-Link V11 compiled Aug 2 2023 10:34:01 Hardware version: V11.00 J-Link uptime (since boot): 0d 00h 00m 15s S/N: 51018155 License(s): GDB USB speed mode: High speed (480 MBit/s) VTref=3.299V
Detecting LPC55S69
Type "connect" to establish a target connection, '?' for help J-Link>connect Please specify device / core. <Default>: CORTEX-M33 Type '?' for selection dialog Device>? Please specify target interface: J) JTAG (Default) S) SWD T) cJTAG TIF>s Specify target interface speed [kHz]. <Default>: 4000 kHz Speed> Device "LPC55S69_M33_0" selected. Connecting to target via SWD ConfigTargetSettings() start Disabling flash programming optimizations: Compare, SkipBlankDataOnProg ConfigTargetSettings() end InitTarget() start InitTarget() end Found SW-DP with ID 0x6BA02477 DPIDR: 0x6BA02477 Scanning AP map to find all available APs AP[3]: Stopped AP scan as end of AP map has been reached AP[0]: AHB-AP (IDR: 0x84770001) AP[1]: AHB-AP (IDR: 0x84770001) AP[2]: JTAG-AP (IDR: 0x002A0000) Iterating through AP map to find AHB-AP to use AP[0]: Core found AP[0]: AHB-AP ROM base: 0xE00FE000 CPUID register: 0x410FD213. Implementer code: 0x41 (ARM) Found Cortex-M33 r0p3, Little endian. FPUnit: 8 code (BP) slots and 0 literal slots Security extension: implemented Secure debug: enabled CoreSight components: ROMTbl[0] @ E00FE000 ROMTbl[0][0]: E00FF000, CID: B105100D, PID: 000BB4C9 ROM Table ROMTbl[1] @ E00FF000 ROMTbl[1][0]: E000E000, CID: B105900D, PID: 000BBD21 Cortex-M33 ROMTbl[1][1]: E0001000, CID: B105900D, PID: 000BBD21 DWT ROMTbl[1][2]: E0002000, CID: B105900D, PID: 000BBD21 FPB ROMTbl[1][3]: E0000000, CID: B105900D, PID: 000BBD21 ITM ROMTbl[0][1]: E0040000, CID: B105900D, PID: 000BBD21 Cortex-M33 SetupTarget() start Disabling flash programming optimizations: Compare, SkipBlankDataOnProg SetupTarget() end Cortex-M33 identified. J-Link>